An Open Source program aimed at comprehensively understanding System Verilog designs
The Sawmill part is where the program helps to partition the design across multiple FPGAs. Eventually.